HEWLETT-PACKARD COMPANY

Intellectual Property Administration P. O. Box 272400 OFort Collins, Colorado 80528-9599 08-17-00

PATENT APPLICATION

ATTORNEY DOCKET NO. 10971300-1

A

IN THE U.S. PATENT AND TRADEMARK OFFICE Patent Application Transmittal Letter

ASSISTANT COMMISSIONER FOR PATENTS Washington, D.C. 20231

Sir:

Transmitted herewith for filing under 37 CFR 1.53(b) is a(n): (X) Utility () Design

(X) original patent application,

() continuation-in-part application



INVENTOR(S): John G McBride et al

TITLE:

Electrical Rules Checker System And Method Using Tri-State Logic For Electrical Rule

Checks

Enclosed are:

_ (X)	The Declaration and Power of Attorney.	$(\chi$) signed () unsigned or partially signed
(x)	8 sheets of drawings (one set)	() Associate Power of Attorney
: ::		nformation Disclosure Statement and Form PTO-1449
Ī()	Priority document(s) ()(Other)	(fee \$)

	CLAIMS AS FIL	ED BY OTHER TH	IAN A SMALL E	NTITY	
(1) FOR	(2) NUMBER FILED	(3) NUMBER EXTRA	(4) RATE	5) TOT	
TOTAL CLAIMS	21 — 20	1	X \$18	\$	18
INDEPENDENT CLAIMS	3 — 3	0	X \$78	\$	0
ANY MULTIPLE DEPENDENT CLAIMS	0		\$260	\$	0
BASIC FEE: Design \$310.00); Utility\$(690.00)				\$	690
TOTAL FILING FEE				\$	708
OTHER FEES			OTHER FEES	\$	
TOTAL CHARGES TO DEPOSIT ACCOUNT			POSIT ACCOUNT	\$	708

Charge \$ 708 to Deposit Account 08-2025. At any time during the pendency of this application, please charge any fees required or credit any over payment to Deposit Account 08-2025 pursuant to 37 CFR 1.25. Additionally please charge any fees to Deposit Account 08-2025 under 37 CFR 1.16, 1.17,1.19, 1.20 and 1.21. A duplicate copy of this sheet is enclosed.

"Express Mail" label no. EL634215188US

Date of Deposit 8/15/00

I hereby certify that this is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated above and is addressed to: Assistant Commissioner for Patents, Washington, D.C. 20231.

By Linda C. Cunningham

Typed Name: Linda C. Cunningham

Respectfully submitted,

John G McBride et a

1/1000

Alexander J Neudeck

Attorney/Agent for Applicant(s)

Reg. No.

41 220

Date: Q-15-(16

Telephone No.: (970) 898-4931

10

15

20

ELECTRICAL RULES CHECKER SYSTEM AND METHOD USING TRI-STATE LOGIC FOR ELECTRICAL RULE CHECKS

BACKGROUND OF THE INVENTION

FIELD OF THE INVENTION

The present invention generally relates to computer-aided circuit design systems, and more particularly to an electrical rules checker system and method for evaluating a netlist of an integrated circuit to identify element tri-state logic conditions.

DISCUSSION OF THE RELATED ART

Integrated circuits (ICs) are electrical circuits comprised of transistors, resistors, capacitors, and other components on a single semiconductor "chip" in which the components are interconnected to perform a variety of functions. Typical examples of ICs include, for example, microprocessors, programmable logic devices (PLDs), electrically erasable programmable memory devices (EEPROMs), random access memory devices (RAMs), operational amplifiers and voltage regulators. A circuit designer typically designs the IC by creating a circuit schematic indicating the electrical components and their interconnections. Often, designs are simulated by computer to verify functionality and to ensure that performance goals are satisfied.

In the world of electrical device engineering, the design and analysis work involved in producing electronic devices is often performed using electronic computer aided design (E-CAD) tools. As will be appreciated, electronic devices include electrical analog, digital, mixed hardware, optical, electro-mechanical, and a variety of

10

15

20

other electrical devices. The design and subsequent simulation of any circuit board, very large scale integration chip, or other electrical device via E-CAD tools allows a product to be thoroughly tested and often eliminates the need for building a prototype. Thus, today's sophisticated E-CAD tools may enable the circuit manufacturer to go directly to the manufacturing stage without having to perform costly, time consuming prototyping.

In order to perform the simulation and analysis of a hardware device, E-CAD tools utilize an electronic representation of the hardware device. A "netlist" is one common representation of a hardware device. As will be appreciated by those skilled in the art of hardware device design, a "netlist" is a detailed circuit specification used by logic synthesizers, circuit simulators and other circuit design optimization tools. A netlist typically comprises a list of circuit components and the interconnections between those components.

The two forms of a netlist are the flat netlist and the hierarchical netlist.

Often, a netlist will contain a number of circuit "modules" which are used repetitively throughout the larger circuit. A flat netlist will contain multiple copies of the circuit modules essentially containing no boundary differentiation between the circuit modules and other components in the device. By way of analogy, one graphical representation of a flat netlist is simply the complete schematic of the circuit device.

In contrast, a hierarchical netlist will only maintain one copy of a circuit module, which may be used in multiple locations. By way of analogy, one graphical representation of a hierarchical netlist would show the basic and/or non-repetitive

10

15

20

devices in schematic form and the more complex and/or repetitive circuit modules would be represented by "black boxes." As will be appreciated by those skilled in the art, a black box is a system or component whose inputs, outputs, and general function are known, but whose contents are not shown. These "black box" representations, hereinafter called "modules," will mask the complexities therein, typically showing only input/output ports.

An IC design can be represented at different levels of abstraction, such as at the Register-Transfer level (RTL) and the at logic level, using a hardware description language (HDL). VHDL and Verilog are examples of HDL languages. At any abstraction level, an IC design is specified using behavioral or structural descriptions, or a mix of both. At the logical level, the behavioral description is specified using Boolean equations. The structural description is represented as a netlist of primitive cells. Examples of primitive cells are, among others, full-adders, logic gates, latches, and flip flops.

Set forth above is some very basic information regarding integrated circuits and other circuit schematics that are represented in netlists. Systems are presently known that use the information provided in netlists to evaluate circuit timing and other related parameters. More specifically, systems are known that perform a timing analysis of circuits using netlist files. Although the operational specifics may vary from system to system, generally such systems operate by identifying certain critical timing paths, then evaluating the circuit to determine whether timing violations may

-15

20

occur through the critical paths. As is known, timing specifications may be provided to such systems by way of a configuration file.

One such system known in the prior art is marketed and commercially

available under the name PathMill, by EPIC Design Technology, Inc., U.S.A.

PathMill is a transistor-based analysis tool used to find critical paths and to verify timing in semiconductor designs. Using static and mixed-level timing analysis, the PathMill system processes transistors, gates, and timing models. It also calculates timing delays, performs path searches, and checks timing requirements. As is known, the PathMill system can analyze combinational designs containing gates, and sequential designs containing gates, latches, flip-flops, and clocks. Combinational designs are generally measured through the longest and shortest paths.

Illustrated in FIG. 1 is a block diagram of a prior art static timing analyzer system that illustrates the basic informational flow in such a system and that is generally denoted by reference numeral 2. Specifically, and as previously mentioned, one such system 2 is marketed under the name PathMill. FIG. 1 is a diagram that illustrates the informational flow in such a system 2. At the center of the diagram is a static timing analyzer 10, (i.e., the PathMill program). Surrounding this block 10 are a number of other blocks that represent various input and output files and/or information.

More particularly, the static timing analyzer 10 may utilize a configuration file 12, a file of timing models 14, one or more netlist files 16, a technology file 18, and a parasitic file 20, for various input information. In addition, the static timing analyzer

10 may generate a number of different output files or other output information, including a critical path report 22, a runtime log file 24, an error report 26, a software interface file 28, and a SPICE netlist 30. When started, the static timing analyzer 10 first processes the input netlist file(s) 16, the technology file 18, and the configuration files 12. The information from these files is subsequently used for performing path analyses. Since the static timing analyzer 10, (i.e., the PathMill program) is publicly available and marketed, its function and operation are well known, and therefore need not be discussed in detail herein.

While tools such as these are useful for the design verification process after layout, there are various shortcomings in the static timing analyzer 10, (i.e., the PathMill program) and other similar products. These shortcomings include, but are not limited to, the ability to identify the probable identity of unknown logic gates or particular combinations of logic gates of the circuit. This is because of the pervasive problems in rules checking programs that are unable to determine all of the time whether certain parts of a design are actually certain types of structures. With this uncertainty, the rules checker program cannot completely certify the circuit design. More specifically, there is sometimes a need to identify combinations of gates that are configured in such a manner that may lead to operational uncertainty or performance problems. There are various reasons why such probable gate identification may be desirable, which will be appreciated by those skilled in the art.

10

15

20

SUMMARY OF THE INVENTION

The present invention provides an electrical rules checker system and method for providing electronic rules checking with identification of elements having tri-state logic from a netlist. Tri-state logic is one or more logic elements that can be identified positively as being in a particular circuit configuration, identified probably as being in a particular circuit configuration and not identified positively as being in a particular circuit configuration.

Briefly described, in architecture, the electrical rules checker can be implemented as follows. The electrical rules checker has logic that generates a netlist containing a plurality of nodes and a plurality of elements. Node identification logic identifies the plurality of nodes residing within a functional block in the netlist, and an element identification logic identifies a plurality of elements surrounding the plurality of nodes in the functional block. An arbitrary structure determination logic determines the most probable circuit configuration of elements not identified by the element identification logic.

The invention can also be viewed as providing one or more methods for evaluating a netlist of an integrated circuit. In this regard, one such method can be summarized by the following steps: (1) selecting a circuit configuration to be identified, (2) identifying any of the circuit configurations at the node, and (3) identifying any probable circuit configurations at the node.

15

DESCRIPTION OF THE DRAWINGS

The accompanying drawings incorporated in and forming a part of the specification, illustrate several aspects of the present invention, and together with the description serve to explain the principles of the invention. In the drawings:

- FIG. 1 is a block diagram of a static timing analyzer system, as is known in the prior art.
 - FIG. 2 is a block diagram illustrating the orientation of the electrical rules checker including an identify structure functional block of the present invention, in relation to an existing static timing analyzer.
 - FIG. 3 is a block diagram illustrating the electrical rules checker of FIG. 2, situated within a computer readable medium, for example, in a computer system.
 - FIG. 4A is a diagram illustrating a portion of a data structure of a circuit element, depicting certain flags that may be set by the electrical rules checker shown in FIG. 3.
 - FIG. 4B is a diagram illustrating a portion of a data structure of a circuit node, depicting certain flags that may be set by the electrical rules checker shown in FIG. 3.
 - FIG. 5A is a schematic diagram illustrating a complementary pass FET configuration identified by the electrical rules checker shown in FIG. 3.
- FIG. 5B and 5C are schematic diagrams illustrating probable complementary pass FET configurations identified by the electrical rules checker shown in FIG. 3.
 - FIG. 6A is a schematic diagram illustrating a special complementary pass FET configuration identified by the electrical rules checker shown in FIG. 3.

10

15

20

FIG. 6B is a schematic diagram illustrating a probable special complementary pass FET configuration identified by the electrical rules checker shown in FIG. 3.

FIG. 7A is a schematic diagram illustrating a gate output configuration identified by the electrical rules checker shown in FIG. 3.

FIG. 7B is a schematic diagram illustrating a probable gate output configuration identified by the electrical rules checker shown in FIG. 3.

FIG. 8A is a schematic diagram illustrating a feedback FET configuration identified by the electrical rules checker shown in FIG. 3.

FIG. 8B is a schematic diagram illustrating a probable feedback FET configuration identified by the electrical rules checker shown in FIG. 3.

FIG. 9 is a schematic diagram illustrating a RAM pass FET configuration identified by the electrical rules checker shown in FIG. 3.

FIGS. 10A and 10B are schematic diagrams illustrating single pass FET configurations for NFET and PFET, respectively, identified by the electrical rules checker shown in FIG. 3.

FIG. 11 is a flowchart illustrating one possible implementation of a method to identify structure functional block, in conjunction with the electrical rules checker shown in FIG. 3, which is to identify element structure types.

FIG. 12 is a flowcharts illustrating one possible implementation of a method of the present invention used, in conjunction with the electrical rules checker shown in FIG. 3, to mark an element structure.

10

15

20

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

Having summarized various aspects of the present invention, the invention will now be described in detail with reference to the drawings. While the invention will be described in connection with these drawings, there is no intent to limit it to the embodiment or embodiments disclosed therein. On the contrary, the intent is to cover all alternatives, modifications and equivalents included within the spirit and scope of the invention as protected by the appended claims.

Illustrated in FIG. 2 is one embodiment of a system constructed in accordance with the present invention. In the illustrated embodiment, only the static timing analyzer 10, the configuration file 12 and the netlist file 16 from FIG. 1 are shown. The configuration file(s) 12 contains information that informs the static timing analyzer 10 how to perform its analysis, and various numbers of configuration files may be used. The netlist file 16, as is well known, defines the various integrated circuit components, and their inter-relations. The static timing analyzer 10 may make available to the electrical rules checker 100 a binary file output 106.

The electrical rules checker 100 preferably is configured to operate on an output of the static timing analyzer 10. In this regard, the static timing analyzer may be configured to generate output netlist files 16, which the electrical rules checker 100 utilizes as an input. As previously mentioned, there are a wide variety of reasons why an electrical rules checker 100 may be desired. One such reason to utilize an electrical rules checker 100 is to perform various checks over certain rules or strategies in an integrated circuit design. Such rules may vary from circuit to circuit, depending upon

10

15

20

the particular application. The electrical rules checker 100 includes the preferred embodiment of the present invention, and operates to provide a method for identifying tri-state logic in a netlist. Tri-state logic is one or more logic elements that can be positively identified as being in a particular circuit configuration, identified as probably a particular circuit configuration of elements and positively not identified as any circuit configuration of elements.

The electrical rules checker 100 identifies tri-state logic in a circuit design and performs the electronic rules checking on the element structures in the netlist 16. The first step in checking for tri-state logic is achieved by identifying the resistors and transistors in each functional block for known element structure types. After identifying known element structure types, there is a check for probable element structure types. The known element structures and probable element structures are listed in the configuration file 12. The identified known element structure types and probable element structure types are then saved to an output binary file 106 as shown in FIG. 2, which may ultimately be used in subsequent executions of the electrical rules checker system 100.

Illustrated in FIG. 3 is a block diagram showing the electrical rules checker 100 of the present invention, situated within a computer readable medium, such as, for example, a memory in a general-purpose computer system 41. These general-purpose computer systems can identify, access, and process resources desired by a user.

The general-purpose computer system 41 comprises, typically, among other things, a processor 42 and a system memory 43 with an operating system (not shown,

10

15

20

which is executed by the processor 42). The processor 42 accepts data from system memory 43 over the local interface 44 (e.g., one or more buses). The system memory 43 can be either one or a combination of the common types of memory, for example, but not limited to, erasable programmable read only memory (EPROM), electronically erasable programmable read only memory (EEPROM), flash memory, programmable read only memory (PROM), random access memory (RAM), read only memory (ROM), flash memory, dynamic random access memory (DRAM), static random access memory (SRAM), system memory, or nonvolatile memory such as disk drives, tape drives, compact disc read only memory (CD-ROM) drives, cartridges, cassettes, or memory located on a network server.

Direction from the user can be signaled to the processor 42 by using one or more input devices, for example, but not limited to, a mouse 45 and keyboard 46. The action input and/or result output can typically be displayed on one or more output devices, for example, a display device 47. The computer system 41 includes user network interface type program(s) for use in accessing data on a network. These user network interface type program(s) (not shown) reside in system memory 42 and access communication facilities modem/network interface card (NIC) 48 to transport to and from other resources connected on a network (not shown).

The electrical rules checker 100 can be implemented in hardware, software, firmware or a combination thereof. In the preferred embodiment, the electrical rules checker 100 with the tri-state identification logic is implemented in software or

10

15

20

firmware that is stored in a memory, such as the system memory 43, and that is executed by a suitable instruction execution system, such as processor 42.

Shown in FIG. 3 is the static timing analyzer 10 and electrical rules checker 100, with the tri-state identification logic, situated in memory 43 in the computer system 41. The configuration file 12, file of timing models 14, one or more netlist files 16, technology file 18, and a parasitic file 20, containing various input information are also situated in memory 43. The critical path report 22, runtime log file 24, error report 26, software interface file 28, SPICE (i.e., a circuit simulator) netlist 30, and binary file 106 output files or other output information are also situated in memory 43. The process to identify element structural types 110 and identify probable element structural types 120 of tri-state logic devices are herein defined in further detail with regard to FIGs. 5 and 6.

As illustrated in FIG. 4A, one aspect of the present invention is to provide a method for detecting tri-state logic elements and devices from a netlist. Tri-state logic is defined as one or more logic elements that can be identified positively as being in a particular circuit configuration, identified probably as being in a particular circuit configuration, and not identified positively as being in a particular circuit configuration.

In accordance with the invention, numerous different types of tri-state logic may be identified. These include, but are not limited to, complementary pass FETs, special complementary pass FETs, RAM cells, feedback FETs, gate outputs, and single pass FETs. In accordance with the preferred embodiment of the present invention, a data structure is associated with each element of a netlist (See FIG. 4A).

10

15

20

Among a large number of parameters or characteristics, the element data structure of the preferred embodiment includes separate flags that may be used in identifying the given element as a particular device. Specifically, a "Complementary Pass FET" flag may be set if the element is determined to be a complementary pass FET, a special complementary pass FET may be set if the element is determined to be a special complementary pass FET, a "Gate output" flag may be set if the element is determined to be a gate output, a "RAM cell" flag may be set if the element is determined to be a RAM pass FET, a "Feedback FET" may be set if the element is determined to be a feedback FET, and a "Single Pass FET" flag may be set if the element is determined to be a single pass FET. For marking a probable circuit structure for any of the above, the "probable" flag may be set.

Illustrated in FIG. 4B is a data structure of a circuit node, depicting certain flags that may be set, in accordance with the invention. In accordance with the preferred embodiment of the present invention, elements at a node maybe identified as having a particular node structure.

Before describing the method of the present invention, reference will first be made to FIGS. 5A-5C through 10A-10B, which are schematic diagrams that illustrate a complementary pass FET and probable complementary pass FETs, a probable special complementary pass FET and a special complementary pass FET, gate output and a probable gate output, a feedback FET and a probable feedback FET, a RAM pass FET, and single pass FETs, respectively.

10

15

20

FIG. 5A illustrates an example of complementary pass FET 51 circuit configuration. In short, a complementary pass FET is defined by a channel-parallel connection between a P-type field effect transistor (PFET) and an N-type field effect transistor (NFET), where the gate node of the PFET is driven by the inverse signal of the gate node of the NFET.

Illustrated in FIGs. 5B and 5C are examples of probable complementary pass FETs circuit configurations 52 and 53. In short, problable complementary pass FET circuits can be defined by a PFET and an NFET sharing a diffusion area where the controlling signal of the PFET and the NFET are unknown.

Illustrated in FIG. 6A is an example of special complementary pass gate 61 circuit configuration. A special complementary pass gate is defined by a PFET that is in parallel with two NFETs that are in series. In this implementation, the controlling signal of PFET is the logical NAND of the two known input signals to the NFETs.

Illustrated in FIG. 6B is an example of a probable special complementary pass gate circuit configuration 62. Briefly, a probable special complementary pass gate circuit can be defined by a PFET that is in parallel with two NFETs that are in series. In this implementation, the controlling signals of PFET and the NFETs are unknown.

Illustrated in FIG. 7A is an example of gate output circuit configuration 63. In short, a gate output is defined by a signal where the gate driving the signal is known.

Illustrated in FIG. 7B is an example of a probable gate output circuit configuration 64. In short, probable gate output configurations can be defined as where the element driving the signal is unknown.

10

15

20

Illustrated in FIG. 8A is an example of feedback FET circuit configuration 71. Briefly, a feedback FET 71 is defined as an element that is part of a recycle loop and sustains a value on a node, but does not provide additional logic function for the gate. In other words, the element sustains a value without contributing to the logical definition of the gate.

Illustrated in FIG. 8B is an example of a probable feedback FET circuit configuration 72. In short, a probable feedback FET 72 circuit can be defined as an element that is part of a recycle loop in which the logic flow through the gate is unknown.

Illustrated in FIG. 9 is an example of a circuit configuration for a RAM pass FET, which is denoted by reference numeral 73. To put it briefly, a RAM pass FET 73 is defined by a RAM cell comprised of cross-coupled inverters. As is further known, an inverter is constructed from a pair of FETs, specifically comprising a PFET series connected (channel nodes) with an NFET, wherein the series connected devices are connected between VDD and ground. The input to such an inverter is applied to the gate node of both FET devices, and the output is taken from the common channel node between the two FET devices. Certainty of a RAM pass FET increases when it is known that the bit lines are also connected to other RAM pass FETs or similar structures. A probable RAM pass FET circuit configuration occurs with a similar structure, when the bit lines connections are unknown.

Illustrated in FIG. 10A is an example of single pass FET 81 for an NFET circuit configuration. A pass FET is broadly defined as comprising a gate that

10

15

20

interconnects an output of one gate to an input of another gate. A single pass FET for an NFET circuit configuration is defined by interconnecting the output of an inverter to the input of a second inverter by an NFET.

Illustrated in FIG. 10B is an example of a single pass FET 82 for a PFET circuit configuration. A single pass FET configuration for a PFET circuit configuration can be defined by interconnecting the output of an inverter to the input of a second inverter by a PFET.

Certainty of a single pass FET configuration increases when the input into and the output from the single pass FET are known. A probable single pass FET configuration occurs when either the input into or the output from the single pass FET are unknown.

Having set forth the basic and probable circuit configurations of the various structures identified by the method of the present invention, reference is now made to FIGS. 11 and 12, which collectively comprise a flow chart that illustrates the top-level functional operation of the electrical rules checker method in accordance with the preferred embodiment of the present invention.

In short, the electrical rules checker method of the preferred embodiment of the present invention makes numerous passes through each node and each element at the node in the netlist to identify the elements structures. In a first pass, the method identifies all complementary pass FET configurations and probable complementary pass FET configurations, and will set the appropriate flag(s) in the data structure for each element, accordingly. On a second pass through the netlist, the method identifies

10

15

20

all special complementary pass FET configurations and probable special complementary pass FET configurations, and will set the appropriate flag(s) in the data structure for each element, accordingly. On a third pass through the netlist, the method identifies all gate output configurations and probable gate output configurations, and will set the appropriate flag(s) in the data structure for each element, accordingly. On a fourth pass through the netlist, the method identifies all RAM cell configurations and probable RAM cell configurations, and will set the appropriate flag(s) in the data structure for each element, accordingly. On a fifth pass through the netlist, the method identifies all feedback FET configurations and probable feedback FET configurations, and will set the appropriate flag(s) in the data structure for each element, accordingly. Finally, in the pass through the netlist, the method of the preferred embodiment identifies all single pass FET configurations and probable single pass FET configurations, and sets the appropriate flag(s) in the data structure for each element.

In the preferred embodiment, the element structures are identified in a particular order. The order depicted illustrates the identification of the easiest to identify elements first. The remaining elements in increasing degree of difficulty to identify are then processed with the hardest elements to identify preformed last. It is understood that other orders to identify the elements, including random or pseudorandom order, are possible.

Illustrated in FIG. 11 is a flowchart illustrating one possible implementation of the identify structure functional block process 110 of the present invention, used in

10

15

20

conjunction with the electrical rules checker 100 (FIG. 3), to identify element structure types. This process is hereafter referred to as the to identify structure process 110. In this regard, the method begins by allocating memory to save the element structures of the nodes and elements at step 111.

Next, the identify structure process 110 sets the structure to be identified to a complementary pass FET. The mark element structure process 120 is performed using the identified structure at step 112. The mark element structure process 120 is herein defined in further detail with regard to FIG. 12. The identified structure process 110 then sets the structure be identified to a special complementary pass FET and executes the mark element structure process 120 using the identified structure. Then, the structure to be identified is set to gate outputs and the mark element structure process 120 is performed to identify and mark gate outputs at step 114. Next, the identify structure process 110 sets the structure to be identified to RAM cells and executes the mark element structure process 120 with the identified structure as a RAM cell at step 115. At step 116, the structure to be identified is set equal to a feedback FET, and the mark element structure process 120 is performed to identify the feedback FETs. Lastly, the structure to be identified is set equal to a single pass FET and the mark element structure process 120 is performed to identify the single pass FETs at step 117. After identifying all positive and probable element structure, the identify structure process 110 then exits at step 119.

Illustrated in FIG. 12 is a flowchart illustrating one possible implementation of the mark element structure process 120 of the present invention, used in conjunction

10

15

20

with the electrical rules checker 100 (FIG. 3), to mark element structure types. First, the mark element structure process 120 gets the first or next node and makes that node current at step 121. The first or next element at the current node is then obtained at step 122.

The mark element structure process 120 then determines if the element has been positively identified already at step 123. If the element has been positively identified previously, the mark element structure process 120 then skips to determine if there are more elements at the current node at step 131. If it is determined at step 123 that the element has not been positively identified already, the mark element structure process 120 then determines whether the element positively equals the structure to be identified at step 124. The structure to be identified was previously set prior to the execution of the mark element structure process 120 in FIG. 11. If it is determined at step 124 that the current element positively equals the structure to be identified, the element is marked as that structure type at step 127. The mark element structure process 120 then determines whether there are more elements at step 131.

If it is determined at step 124 that the element does not positively equal the structure to be identified, the mark element structure process 120 then determines whether the element is probably equal to the structure to be identified at step 125. In determining if the element probably equals the structure to be identified, the mark element structure process 120 compares the current element against a number of structure types that closely resemble the structure to be identified. If the current element structure is closely related to any one of the known relative structure types indicating that the

10

15

20

element is probably an element of the structure to be identified, the element is marked as a probable structure type at step 126.

Next, at step 131, the mark element structure process 120 then determines whether there are more elements at the current node. If it is determined at step 131 that there are more elements at the current node, the mark element structure process 120 then returns to repeat steps 122 through 131 by getting the next element at the current node. If it is determined at step 131 that there are no more elements at the current node, the mark element structure process 120 then determines if there are more nodes in the node list at step 132. If it is determined at step 132 that there are more nodes in the node list, the mark element structure process 120 then returns to get the next node and make it current and repeat steps 121 through 132. If it is determined at step 132 that there are no more nodes in the node list, the mark element structure process 120 then returns at step 139.

Having described the method of the present invention, it will be appreciated that the steps illustrated in the flow charts of FIGs. 11 and 12 are provided for purposes of illustration and are not deemed to be limiting on the broader aspects of the present invention. Indeed, the broader aspects of the present invention may be implemented using a variety of different approaches that are still consistent with the scope and content of the present invention.

It should be appreciated that the flow charts of FIGS. 11 and 12 show the toplevel operation of only one possible implementation of the methods of the present invention. In this regard, when implemented in software or firmware, as in the case of the preferred embodiment, each block represents a module, segment, or portion of code,

10

which comprises one or more executable instructions for implementing the specified logical function(s). It should also be noted that in some alternative implementations, the functions noted in the blocks may occur out of the order. For example, two blocks shown in succession may in fact be executed substantially concurrently or the blocks may sometimes be executed in the reverse order, depending upon the functionality involved.

The foregoing description is not intended to be exhaustive or to limit the invention to the precise forms disclosed. Obvious modifications or variations are possible in light of the above teachings. In this regard, the embodiment or embodiments discussed were chosen and described to provide the best illustration of the principles of the invention and its practical application to thereby enable one of ordinary skill in the art to utilize the invention in various embodiments and with various modifications as are suited to the particular use contemplated. All such modifications and variations are within the scope of the invention as determined by the appended claims when interpreted in accordance with the breadth to which they are fairly and legally entitled.

CLAIMS

What is Claimed is:

- 1 1. A method for identifying tri-state logic connected to a selected node of
 2 an integrated circuit by evaluating a netlist at the node comprising the steps of:
 3 selecting a circuit configuration to be identified;
 4 identifying any of said circuit configurations at the node; and
 5 identifying any probable circuit configurations at the node.
- 1 2. The method as defined in claim 1, wherein the step of selecting a circuit configuration includes identifying a complementary pass FET circuit configuration.
- 3. The method as defined in claim 1, wherein the step of selecting a
 circuit configuration includes identifying a special complementary pass FET circuit
 configuration.
- 1 4. The method as defined in claim 1, wherein the step of selecting a 2 circuit configuration includes identifying a gate output circuit configuration.
- 1 5. The method as defined in claim 1, wherein the step of selecting a circuit configuration includes identifying a RAM cell circuit configuration.

7.

- 1 6. The method as defined in claim 1, wherein the step of selecting a 2 circuit configuration includes identifying a feedback FET circuit configuration.
- 2 circuit configuration includes identifying a single pass FET circuit configuration.

The method as defined in claim 1, wherein the step of selecting a

- 1 8. A system for identifying tri-state logic connected to a selected node of
- 2 an integrated circuit by evaluating a netlist at the node comprising:
- means for selecting a circuit configuration to be identified;
- 4 means for identifying any of said circuit configurations at the node; and
- 5 means for identifying any probable circuit configurations at the node.
- 1 9. The system of claim 8, further comprising:
- 2 means for identifying tri-state logic connected to a selected node of an
- 3 integrated circuit by evaluating a netlist at the node comprising:
- 4 means for selecting complementary pass FET circuit configurations.
- 1 10. The system of claim 8, further comprising:
- 2 means for identifying tri-state logic connected to a selected node of an
- 3 integrated circuit by evaluating a netlist at the node comprising:
- 4 means for selecting special complementary pass FET circuit configurations.

3

4

1	11. The system of claim 8, further comprising:
2	means for identifying tri-state logic connected to a selected node of an
3 .	integrated circuit by evaluating a netlist at the node comprising:
4	means for selecting gate output circuit configurations.
1	12. The system of claim 8, further comprising:
2	means for identifying tri-state logic connected to a selected node of an
3	integrated circuit by evaluating a netlist at the node comprising:
4	means for selecting RAM cell circuit configurations.
1	13. The system of claim 8, further comprising:
2	means for identifying tri-state logic connected to a selected node of an
3	integrated circuit by evaluating a netlist at the node comprising:
4	means for selecting feedback FET circuit configurations.
1	14. The system of claim 8, further comprising:

24

means for identifying tri-state logic connected to a selected node of an

integrated circuit by evaluating a netlist at the node comprising:

means for selecting single pass FET circuit configurations.

- 1 15. A computer readable storage medium containing program code for
- 2 identifying tri-state logic connected to a selected node of an integrated circuit and
- 3 marking each such identified FET by setting a flag in a data structure associated with
- 4 the FET comprising:
- 5 a first code segment configured to select a circuit configuration to be
- 6 identified;
- 7 a second code segment configured to identify any of said circuit configurations
- 8 in a netlist; and
- 9 a third code segment configured to identify probable circuit configurations at the
- 10 node in a netlist.
- 1 16. The program code of claim 15, wherein said second code segment is
- 2 further configured to set a complementary pass FET flag in the data structure for the
- 3 identified elements that comprise a complementary pass FET.
- 1 17. The program code of claim 15, wherein said second code segment is
- 2 further configured to set a special complementary pass FET flag in the data structure for
- 3 identified elements that comprise a special complementary pass FET.
- 1 18. The program code of claim 15, wherein said second code segment is
- 2 further configured to set a gate output flag in the data structure for the identified elements
- 3 that comprise a gate output.

- 1 19. The program code of claim 15, wherein said second code segment is
- 2 further configured to set a RAM cell flag in the data structure for the identified elements
- 3 that comprise a RAM cell.
- 1 20. The program code of claim 15, wherein said second code segment is
- 2 further configured to set a feedback FET flag in the data structure for the
- 3 identified elements that comprise a feedback FET.
- 1 21. The program code of claim 15, wherein said second code segment is
- 2 further configured to set a single pass FET flag in the data structure for identified
- 3 elements that comprise a single pass FET.

ABSTRACT OF THE DISCLOSURE

An electrical rules checker system and method are provided to identify tri-state logic from a netlist. In accordance with one aspect of the invention, a method identifies tri-state logic from a netlist by selecting a circuit configuration to be identified, and then identifying any of the circuit configurations at the node, and identifying any probable circuit configurations at the node. In accordance with another aspect of the invention, a system is provided for identifying tri-state logic connected to a selected node of an integrated circuit. The system operates by evaluating a netlist at the node, and further includes a code segment for selecting a circuit configuration to be identified, a second code segment for identify any of the selected circuit configurations a given node in a netlist, and a third code segment configured to identify any probable circuit configurations at the node in a netlist.

FIG. 1 (PRIOR ART)





FIG. 2






FIG. 4A

ELEMENT {~~~


Complementary Pass FET
Special Complementary Pass FET
RAM Cells
Single Pass FET
Feedback FET
Static Gates
Probable

Direction: Unset, Bidirectional, Source-to-Drain, Drain-to-Source, ~~~~}

FIG. 4B

NODE {~~~

Output
Inverter Outputs
Latch
Precharged
Dynamic
Static
Clock driver
Mux Output
~~~~







FIG. 9



**FIG. 10A** 






FIG. 10B

**FIG. 11** 





## **DECLARATION AND POWER OF ATTORNEY** FOR PATENT APPLICATION

ATTORNEY DOCKET NO. 10971300-1

As a below named inventor, I hereby declare that:

My residence/post office address and citizenship are as stated below next to my name;

| -                                |                  |                       | Flactuical Bula Chacks |
|----------------------------------|------------------|-----------------------|------------------------|
| Electrical Rules Checker System  | And Mothod Heina | I ri-State I odic For | Electrical Rule Checks |
| Flectrical Killes Checker System | Alla Menioa Come | in otate Logic . c.   |                        |

| joint inventor (if plural in<br>patent is sought on the in                   | al, first and sole inventor (if offinames are listed below) of the invention entitled:  System And Method Using Tri-S         | e subject matter wh                                                 | ich is claimed and for which a                                                                                                                   |
|------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------|
|                                                                              | ch is attached hereto unless the                                                                                              |                                                                     |                                                                                                                                                  |
|                                                                              | as US Applicat                                                                                                                |                                                                     |                                                                                                                                                  |
| including the claims as                                                      | ave reviewed and understood<br>amended by any amendment<br>which is material to patentability                                 | (S) referred to above                                               | e above-identified specification, ve. I acknowledge the duty to FR 1.56.                                                                         |
| Foreign Application(s) and/or (                                              | Claim of Foreign Priority                                                                                                     |                                                                     |                                                                                                                                                  |
| inventor(s) certificate listed be                                            | y benefits under Title 35, United State<br>elow and have also identified below an<br>pplication on which priority is claimed: | y foreign application for                                           | any foreign application(s) for patent or patent or inventor(s) certificate having a                                                              |
| COUNTRY                                                                      | APPLICATION NUMBER                                                                                                            | DATE FILED                                                          | PRIORITY CLAIMED UNDER 35 U.S.C. 119                                                                                                             |
| N/A                                                                          |                                                                                                                               |                                                                     | YES: NO:                                                                                                                                         |
|                                                                              |                                                                                                                               |                                                                     | YES: NO:                                                                                                                                         |
| Provisional Application I hereby claim the benefit us below:                 | nder Title 35, United States Code Sec                                                                                         | ction 119(e) of any Unite                                           | ed States provisional application(s) listed                                                                                                      |
|                                                                              | APPLICATION SERIAL NUMBER                                                                                                     | FILING DATE                                                         |                                                                                                                                                  |
|                                                                              | N/A                                                                                                                           |                                                                     |                                                                                                                                                  |
|                                                                              |                                                                                                                               |                                                                     |                                                                                                                                                  |
| national or PCT international                                                | filing date of this application:                                                                                              |                                                                     | filing date of the prior application and the (Spatented/pending/abandoned)                                                                       |
| APPLICATION SERIAL NUME                                                      | IER FILING DATE                                                                                                               | 011110                                                              | ) (peranta), pro-                                                                                                                                |
| N/A                                                                          |                                                                                                                               |                                                                     |                                                                                                                                                  |
|                                                                              |                                                                                                                               |                                                                     |                                                                                                                                                  |
| POWER OF ATTORNEY: As a named inventor, I hereby the Patent and Trademark Of | y appoint the following attorney(s) and/<br>fice connected therewith:                                                         | or agent(s) to prosecute t                                          | this application and transact all business in                                                                                                    |
| Customer                                                                     | Number 022879                                                                                                                 | Place Customer<br>Number Bar Code<br>Label here                     |                                                                                                                                                  |
| Send Correspondence to:                                                      |                                                                                                                               | Direct Telephone                                                    | Calls To:                                                                                                                                        |
| HEWLETT-PACKARD CO                                                           |                                                                                                                               | Alexander J No                                                      | eudeck                                                                                                                                           |
| P.O. Box 272400<br>Fort Collins, Colorado 86                                 |                                                                                                                               | (970) 898-493                                                       | 31                                                                                                                                               |
| made on information a the knowledge that wi hoth under Section 10            | Ind belief are believed to be tru                                                                                             | ie; and further that<br>ce so made are punis<br>tates Code and that | e are true and that all statements<br>these statements were made with<br>shable by fine or imprisonment, or<br>such willful false statements may |
| Full Name of Inventor: Jol                                                   | hn G McBride                                                                                                                  | Citizenship:                                                        | US                                                                                                                                               |
| Residence: 6                                                                 | 412 Buchanan St Ft Collins CC                                                                                                 | 80525                                                               |                                                                                                                                                  |
| Post Office Address: S                                                       | ame as residence                                                                                                              | 11.                                                                 | 13 2000                                                                                                                                          |

Inventor's Signat Rev 11/99 (DecPwr)

(Use Page Two For Additional Inventor(s) Signature(s))

Page 1 of 2

# ►DECEARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION (continued)

ATTORNEY DOCKET NO. 10971300-1

| Full Name of # 2 joint inventor: | Jan Kok                                  | Citizenship: US |  |
|----------------------------------|------------------------------------------|-----------------|--|
| Residence:                       | 2006 Catkins Court Fort Collins CO 80528 |                 |  |
| Post Office Address:             | Same as residence                        |                 |  |
| A.                               | n Alah                                   | August 14, 2000 |  |
| Inventor's Signature             | · · · · · ·                              | Date            |  |
|                                  |                                          |                 |  |
| Full Name of # 3 joint inventor: |                                          | Citizenship:    |  |
| Residence:                       |                                          |                 |  |
| Post Office Address:             |                                          |                 |  |
|                                  |                                          |                 |  |
| Inventor's Signature             |                                          | Date            |  |
|                                  |                                          |                 |  |
| Full Name of # 4 joint inventor: |                                          | Citizenship:    |  |
| Residence:                       |                                          |                 |  |
| Post Office Address:             |                                          |                 |  |
|                                  |                                          |                 |  |
| Inventor's Signature             |                                          | Date            |  |
|                                  |                                          |                 |  |
| Full Name of # 5 joint inventor  |                                          | Citizenship:    |  |
| Residence:                       |                                          |                 |  |
| Post Office Address:             |                                          |                 |  |
| Inventor's Signature             |                                          | Date            |  |
| myentor 3 orginatare             |                                          |                 |  |
| - " " C ! ! . ! !                | _                                        | Citizenship:    |  |
| Full Name of # 6 joint inventor  |                                          | Cruzensnip:     |  |
| Residence:                       |                                          |                 |  |
| Post Office Address:             |                                          |                 |  |
| Inventor's Signature             |                                          | Date            |  |
|                                  |                                          |                 |  |
| Full Name of # 7 joint inventor  | r:                                       | Citizenship:    |  |
| Residence:                       |                                          |                 |  |
| Post Office Address:             |                                          |                 |  |
| 1 05t Office Addition            |                                          |                 |  |
| Inventor's Signature             |                                          | Date            |  |
|                                  |                                          |                 |  |
| Full Name of # 8 joint invento   | r:                                       | Citizenship:    |  |
| Residence:                       |                                          |                 |  |
| Post Office Address:             |                                          |                 |  |
|                                  |                                          |                 |  |
| Inventor's Signature             |                                          | Date            |  |